Low Power Memory Design

This publication has 10 references indexed in Scilit:

• High-speed, low-voltage design for high-performance static RAMs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Subthreshold current reduction for decoded-driver by self-reverse biasing (DRAMs)
  IEEE Journal of Solid-State Circuits, 1993
• Switched-source-impedance CMOS circuit for low standby subthreshold current giga-scale LSI's
  IEEE Journal of Solid-State Circuits, 1993
• Subthreshold-current reduction circuits for multi-gigabit DRAM's
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1993
• An experimental 1.5-V 64-Mb DRAM
  IEEE Journal of Solid-State Circuits, 1991
• Dual-regulator dual-decoding-trimmer DRAM voltage limiter for burn-in test
  IEEE Journal of Solid-State Circuits, 1991
• Trends in megabit DRAM circuit design
  IEEE Journal of Solid-State Circuits, 1990
• A 9-ns 1-Mbit CMOS SRAM
  IEEE Journal of Solid-State Circuits, 1989
• Power Reduction Techniques in Megabit DRAM's
  IEEE Journal of Solid-State Circuits, 1986
• Half-V/SUB DD/ bit-line sensing scheme in CMOS DRAMs
  IEEE Journal of Solid-State Circuits, 1984