Lift-off process for nanoimprint lithography
- 16 March 2003
- journal article
- Published by Elsevier in Microelectronic Engineering
- Vol. 67-68 (1) , 203-207
- https://doi.org/10.1016/s0167-9317(03)00072-8
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Template fabrication schemes for step and flash imprint lithographyMicroelectronic Engineering, 2002
- Room-temperature and low-pressure nanoimprint lithographyMicroelectronic Engineering, 2002
- Fabrication of Si-based nanoimprint stamps with sub-20 nm featuresMicroelectronic Engineering, 2002
- Improving stamps for 10 nm level wafer scale nanoimprint lithographyMicroelectronic Engineering, 2002
- Study of the resist deformation in nanoimprint lithographyJournal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, 2001
- Fabrication of nanostructures using a UV-based imprint techniqueMicroelectronic Engineering, 2000
- Sub-10 nm imprint lithography and applicationsJournal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, 1997
- Imprint of sub-25 nm vias and trenches in polymersApplied Physics Letters, 1995