A tool for hierarchical test generation
- 1 April 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 10 (4) , 519-524
- https://doi.org/10.1109/43.75635
Abstract
No abstract availableKeywords
This publication has 13 references indexed in Scilit:
- The BACK algorithm for sequential test generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Hierarchical test generation using precomputed testsd for modulesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A tool for hierarchical test generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Graph based retargetable microcode compilation in the MIMOLA design systemPublished by Association for Computing Machinery (ACM) ,1987
- An algorithm for the synthesis of processor structures from behavioural specificationsMicroprocessing and Microprogramming, 1986
- An Effective Test Generation System for Sequential CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- The MIMOLA Design System: Tools for the Design of Digital ProcessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- Retargetable Compiler Code GenerationACM Computing Surveys, 1982
- Automatic Generation of Microprocessor Test ProgramsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- Test Generation for MicroprocessorsIEEE Transactions on Computers, 1980