A layout-driven yield predictor and fault generator for VLSI
- 1 January 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Semiconductor Manufacturing
- Vol. 6 (1) , 77-82
- https://doi.org/10.1109/66.210661
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- A layout defect-sensitivity extractorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Yield implications and scaling laws for submicrometer devicesIEEE Transactions on Semiconductor Manufacturing, 1988
- Yield Simulation for Integrated CircuitsPublished by Springer Nature ,1987
- Optimal order of the VLSI IC testing sequencePublished by Association for Computing Machinery (ACM) ,1986
- Modeling the critical area in yield forecastsIEEE Journal of Solid-State Circuits, 1985
- Modeling of Lithography Related Yield Losses for CAD of VLSI CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Computational GeometryPublished by Springer Nature ,1985
- Modeling of defects in integrated circuit photolithographic patternsIBM Journal of Research and Development, 1984
- Magic's Incremental Design-Rule CheckerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984