Avalanche multiplication in a compact bipolar transistor model for circuit simulation
- 6 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 103-106
- https://doi.org/10.1109/bipol.1988.51056
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Modeling of avalanche generation current of bipolar junction transistors for computer circuit simulationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1982
- Bipolar transistor modeling of avalanche generation for computer circuit simulationIEEE Transactions on Electron Devices, 1975
- Modeling of avalanche effect in integral charge control modelIEEE Transactions on Electron Devices, 1972
- Measurement of the ionization rates in diffused silicon p-n junctionsSolid-State Electronics, 1970
- Temperature Coefficient of the Breakdown Voltage of Silicon p-n Junctions†International Journal of Electronics, 1967
- Ionization Rates for Electrons and Holes in SiliconPhysical Review B, 1958
- Ionization Rates for Holes and Electrons in SiliconPhysical Review B, 1957