ATPG in practical and non-traditional applications
- 27 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 632-640
- https://doi.org/10.1109/test.1998.743207
Abstract
There exist many different problems in the design automation realm that have no simple solution. Often a problem requires some kind of search through a potential solution space to see if one or more examples exist to prove or disprove a supposition. In many of these cases it is possible to use an ATPG engine to perform an examination of the search space. This paper describes many of the various applications of ATPG used within IBM over the past few decades, along with some indication as to the perceived benefits.Keywords
This publication has 10 references indexed in Scilit:
- Fastpath: a path-delay test generator for standard scan designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Using ATPG for clock rules checking in complex scan designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Efficient logic-level timing analysis using constraint-guided critical path searchIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1996
- BooleDozer: Logic synthesis for ASICsIBM Journal of Research and Development, 1996
- A high-level approach to test generationIEEE Transactions on Circuits and Systems I: Regular Papers, 1993
- A small test generator for large designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- One-pass redundancy identification and removalPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Built-in self-test support in the IBM Engineering Design SystemIBM Journal of Research and Development, 1990
- A method for generating weighted random test patternsIBM Journal of Research and Development, 1989
- An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic CircuitsIEEE Transactions on Computers, 1981