Vertical bipolar transistors fabricated in local silicon on insulator films prepared using confined lateral selective epitaxial growth (CLSEG)

This publication has 19 references indexed in Scilit:

• A new epitaxy technique for device isolation and advanced device structures
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• SOI structures by selective epitaxial lateral overgrowth
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Confined lateral selective epitaxial growth of silicon for device fabrication
  IEEE Electron Device Letters, 1990
• Issues and Problems Involved in Selective Epitaxial Growth of Silicon for SOI Fabrication
  Journal of the Electrochemical Society, 1989
• Two-dimensional simulation and measurement of high-performance MOSFETs made on a very thin SOI film
  IEEE Transactions on Electron Devices, 1989
• Trench-isolated transistors in lateral CVD epitaxial silicon-on-insulator films
  IEEE Electron Device Letters, 1984
• Vertical n-p-n bipolar transistors fabricated on buried oxide SOI
  IEEE Electron Device Letters, 1984
• Fully isolated lateral bipolar—MOS transistors fabricated in zone-melting-recrystallized Si films on SiO₂
  IEEE Electron Device Letters, 1983
• Silicon-on-insulator bipolar transistors
  IEEE Electron Device Letters, 1983
• The Oxidation of Shaped Silicon Surfaces
  Journal of the Electrochemical Society, 1982