A performance-driven placement tool for analog integrated circuits
- 1 July 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 30 (7) , 773-780
- https://doi.org/10.1109/4.391116
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- A Constraint-driven Placement Methodology For Analog Integrated CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A 100 MHz 8 bit CMOS interpolating A/D converterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Generalized constraint generation for analog circuit designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An analogue module generator for mixed analogue/digital asic designInternational Journal of Circuit Theory and Applications, 1995
- ALSYN: flexible rule-based layout synthesis for analog IC'sIEEE Journal of Solid-State Circuits, 1993
- Automatic generation of parasitic constraints for performance-constrained physical design of analog circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- KOAN/ANAGRAM II: new tools for device-level analog placement and routingIEEE Journal of Solid-State Circuits, 1991
- Matching properties of MOS transistorsIEEE Journal of Solid-State Circuits, 1989
- A highly linear CMOS buffer amplifierIEEE Journal of Solid-State Circuits, 1987
- Optimization by Simulated AnnealingScience, 1983