Test embedding with discrete logarithms
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- GENERATION OF VECTOR PATTTERNS THROUGH RESEEDING OF MUETIPLE-POLYNOMIAL LINEAR FEEDBACK SHIFT REGISTPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- LFSR based deterministic hardware for at-speed BISTPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A new built-in self-test method based on prestored testingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Built-in self-test with weighted random pattern hardwarePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A new procedure for weighted random built-in self-testPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Discrete logarithms in finite fields and their cryptographic significancePublished by Springer Nature ,2000
- Test embedding with discrete logarithmsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1995
- The analysis of one-dimensional linear cellular automata and their aliasing propertiesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- Logic Minimization Algorithms for VLSI SynthesisPublished by Springer Nature ,1984
- An improved algorithm for computing logarithms overGF(p)and its cryptographic significance (Corresp.)IEEE Transactions on Information Theory, 1978