A 55-mW, 10-bit, 40-Msample/s Nyquist-rate CMOS ADC
Top Cited Papers
- 1 March 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 35 (3) , 318-325
- https://doi.org/10.1109/4.826813
Abstract
A low-power 10-bit converter that can sample input frequencies above 100 MHz is presented. The converter consumes 55 mW when sampling at f/sub s/=40 MHz from a 3-V supply, which also includes a bandgap and a reference circuit (70 mW if including digital drivers with a 10-pF load). It exhibits higher than 9.5 effective number of bits for an input frequency at Nyquist (f/sub in/=f/sub s//2=20 MHz). The differential and integral nonlinearity of the converter are within /spl plusmn/0.3 and /spl plusmn/0.75 LSB, respectively, when sampling at 40 MHz, and improve to a 12-bit accuracy level for lower sampling rates. The overall performance is achieved using a pipelined architecture without a dedicated sample/hold amplifier circuit at the input. The converter is implemented in double-poly, triple-metal 0.35-/spl mu/m CMOS technology and occupies an area of 2.6 mm/sup 2/.Keywords
This publication has 32 references indexed in Scilit:
- A 65 mW 10 b 40 Msample/s BiCMOS Nyquist ADC in 0.8 mm/sup 2/Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- CMOS pipelined ADC employing dither to improve linearityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A MOSFET-only, 10 b, 200 ksample/s A/D converter capable of 12 b untrimmed linearityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A continuously calibrated 12-b, 10-MS/s, 3.3-V A/D converterIEEE Journal of Solid-State Circuits, 1998
- A 10-b, 100-MS/s CMOS A/D converterIEEE Journal of Solid-State Circuits, 1997
- A 12-b, 60-MSample/s cascaded folding and interpolating ADCIEEE Journal of Solid-State Circuits, 1997
- A 10 bit 20 MS/s 3 V supply CMOS A/D converterIEEE Journal of Solid-State Circuits, 1994
- A 10-b 20-MHz 30-mW pipelined interpolating CMOS ADCIEEE Journal of Solid-State Circuits, 1993
- A 10 b 50 MHz pipelined CMOS A/D converter with S/HIEEE Journal of Solid-State Circuits, 1993
- A pipelined 13-bit 250-ks/s 5-V analog-to-digital converterIEEE Journal of Solid-State Circuits, 1988