Data parallel fault simulation
- 1 June 1999
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 7 (2) , 183-190
- https://doi.org/10.1109/92.766745
Abstract
Fault simulation is a computer-intensive problem. Parallel processing is one method to reduce simulation time. In this paper, we discuss a technique to partition the fault set for fault-parallel simulation on multiple processors. When applied statically, the technique can scale well for up to 32 processors. The fault-set partitioning technique is simple and can itself be parallelized. Existing uniprocessor algorithms, based on parallel-pattern simulation, can be used for multiprocessor simulation without modification. Therefore, the techniques can be used effectively on a low-cost parallel resource such as a network of workstations.Keywords
This publication has 16 references indexed in Scilit:
- Combinational profiles of sequential benchmark circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Pipelined fault simulation on parallel machines using the circuit flow graphPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- PARIS: a parallel pattern fault simulator for synchronous sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A parallel algorithm for fault simulation based on PROOFSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Workload Distribution in Fault SimulationJournal of Electronic Testing, 1997
- VLSI logic and fault simulation on general-purpose parallel computersIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- Fault simulation on massively parallel SIMD machines algorithms, implementations and resultsJournal of Electronic Testing, 1992
- Performance trade-offs in a parallel test generation/fault simulation environmentIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- Dynamic two-dimensional parallel simulation technique for high-speed fault simulation on a vector processorIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- A method of fault simulation based on stem regionsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990