A replica technique for wordline and sense control in low-power SRAM's

This publication has 17 references indexed in Scilit:

• A 1 V TFT-load SRAM using a two-step word-voltage method
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• The impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A 0.5 V/100 MHz over-V/sub CC/ grounded data storage (OVGS) SRAM cell architecture with boosted bit-line and offset source over-driving schemes
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A low voltage SRAM for embedded applications
  IEEE Journal of Solid-State Circuits, 1997
• A 0.25-μm CMOS 0.9-V 100-MHz DSP core
  IEEE Journal of Solid-State Circuits, 1997
• Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET's
  IEEE Transactions on Electron Devices, 1994
• A 150 ns 16-Mb CMOS SRAM with interdigitated bit-line architecture
  IEEE Journal of Solid-State Circuits, 1992
• A 21-mW 4-Mb CMOS SRAM for battery operation
  IEEE Journal of Solid-State Circuits, 1991
• A 256K CMOS SRAM with variable impedance data-line loads
  IEEE Journal of Solid-State Circuits, 1985
• A 20ns 64K CMOS SRAM
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1984