Hot carrier effects in nMOSFETs in 0.1 μm CMOS technology
- 20 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Recent studies show that, for a given technology, as the effective channel length is scaled down towards 0.1 /spl mu/m, the worst case hot carrier stress condition for nMOSFETs switches from I/sub b,/ /sub peak/ (peak substrate current bias condition) to V/sub g/=V/sub d/. In this paper, we demonstrate that the worst case stress condition is determined by the ratio of I/sub b/|/sub Ib,/ /sub peak/ to I/sub b/|/sub Vg=Vd/. Post-metallization anneal in deuterium similarly improves hot carrier lifetime under bias at I/sub b, peak/ and V/sub g/=V/sub d/.Keywords
This publication has 9 references indexed in Scilit:
- 0.15 μm CMOS with high reliability and performancePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Sub-100 nm nMOSFETs with direct tunneling thermal, nitrous and nitric oxidesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Giant isotope effect in hot electron degradation of metal oxide silicon devicesIEEE Transactions on Electron Devices, 1998
- Effects of advanced processes on hot carrier reliabilityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1998
- Interfacial hardness enhancement in deuterium annealed 0.25 μm channel metal oxide semiconductor transistorsApplied Physics Letters, 1997
- Reduction of hot electron degradation in metal oxide semiconductor transistors by deuterium processingApplied Physics Letters, 1996
- An effective channel length determination method for LDD MOSFETsIEEE Transactions on Electron Devices, 1996
- Interface state creation and charge trapping in the medium-to-high gate voltage range (V/sub d//2or=V/sub d/) during hot-carrier stressing of n-MOS transistorsIEEE Transactions on Electron Devices, 1990
- Hot-electron-induced MOSFET degradation—Model, monitor, and improvementIEEE Transactions on Electron Devices, 1985