Speed and Accuracy in Digital Network Simulation Based on Structural Modeling
- 1 January 1982
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 13 references indexed in Scilit:
- Verification of timing constraints on large digital systemsPublished by Association for Computing Machinery (ACM) ,1988
- A fault simulator for MOS LSI circuitsPublished by Association for Computing Machinery (ACM) ,1988
- A MOS/LSI Oriented Logic SimulatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- Logic Verification System for Very Large Computers Using LSI'sPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979
- Design Verification and Performance AnalysisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1978
- A Deductive Method for Simulating Faults in Logic CircuitsIEEE Transactions on Computers, 1972
- A Note on Three-Valued Logic SimulationIEEE Transactions on Computers, 1972
- Fault-test analysis techniques based on logic simulationPublished by Association for Computing Machinery (ACM) ,1972
- Accurate simulation of high speed computer logicPublished by Association for Computing Machinery (ACM) ,1969
- On an Improved Diagnosis ProgramIEEE Transactions on Electronic Computers, 1965