Defect level estimation for digital ICs

This publication has 18 references indexed in Scilit:

• Detecting bridging faults with stuck-at test sets
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• On the evaluation of process-fault tolerance ability of CMOS integrated circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Physical design of testable CMOS digital integrated circuits
  IEEE Journal of Solid-State Circuits, 1991
• A methodology for testability enhancement at layout level
  Journal of Electronic Testing, 1991
• IC quality and test transparency
  IEEE Transactions on Industrial Electronics, 1989
• Detecting stuck-open faults with stuck-at test sets
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1989
• Critical area and critical levels calculation in IC yield modeling
  IEEE Transactions on Electron Devices, 1988
• Role of defect size distribution in yield modeling
  IEEE Transactions on Electron Devices, 1985
• Integrated circuit yield statistics
  Proceedings of the IEEE, 1983
• Fault Coverage in Digital Integrated Circuits
  Bell System Technical Journal, 1978