A new testing method for EEPLA
- 1 July 1994
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 13 (7) , 935-939
- https://doi.org/10.1109/43.293950
Abstract
A testing method for EEPLA's is presented. The method requires small amount of extra hardware and provides complete fault coverage. This method exploits the fact that each crosspoint can be reprogrammed in EEPLA. To our knowledge, this is the first algorithmic test method applicable to EEPLA's. In the proposed approach, all single and multiple crosspoint faults, stuck-at faults, and bridging faults are detectable. The test set is simple and is easy to deriveKeywords
This publication has 12 references indexed in Scilit:
- A fault model for PLAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A new testable design of field programmable logic arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Reprogrammable FPLA with universal test setIEE Proceedings E Computers and Digital Techniques, 1990
- A new approach to the design of built-in self-testing PLAs for high fault coverageIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Design of large embedded CMOS PLAs for built-in self-testIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Realistic fault modeling for VLSI testingPublished by Association for Computing Machinery (ACM) ,1987
- Lower Overhead Design for Testability of Programmable Logic ArraysIEEE Transactions on Computers, 1986
- A Testable PLA Design with Low Overhead and High Fault CoverageIEEE Transactions on Computers, 1984
- An Easily Testable Design of Programmable Logic Arrays for Multiple FaultsIEEE Transactions on Computers, 1983
- A fault-tolerant 64K dynamic random-access memoryIEEE Transactions on Electron Devices, 1979