Parasitic bipolar gain reduction and the optimization of 0.25-μm partially depleted SOI MOSFETs
- 1 January 1999
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 46 (11) , 2201-2209
- https://doi.org/10.1109/16.796297
Abstract
No abstract availableKeywords
This publication has 18 references indexed in Scilit:
- Floating body effects in partially-depleted SOI CMOS circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A dynamic threshold voltage MOSFET (DTMOS) for ultra-low voltage operationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Scalability of partially depleted SOI technology for sub-0.25 μm logic applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Suppression of the parasitic bipolar effect in ultra-thin-film nMOSFETs/SIMOX by Ar ion implantation into source/drain regionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Suppressing the parasitic bipolar action in fully-depleted MOSFETs/SIMOX by using back-side bias-temperature treatmentIEEE Transactions on Electron Devices, 1998
- Transient pass-transistor leakage current in SOI MOSFET'sIEEE Electron Device Letters, 1997
- Low-voltage transient bipolar effect induced by dynamic floating-body charging in scaled PD/SOI MOSFETsIEEE Electron Device Letters, 1996
- Measurement of transient effects in SOI DRAM/SRAM access transistorsIEEE Electron Device Letters, 1996
- Temperature dependence of gate and substrate currents in the CHE crossover regimeIEEE Electron Device Letters, 1995
- Low voltage hot-electron effects in short channel MOSFETsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984