Parameter sensitivity for optimal design of 65nm node double gate SOI transistors

This publication has 19 references indexed in Scilit:

• Nanoscale FinFETs with gate-source/drain underlap
  IEEE Transactions on Electron Devices, 2004
• On the Threshold Voltage of Symmetrical DG MOS Capacitor With Intrinsic Silicon Body
  IEEE Transactions on Electron Devices, 2004
• A process/physics-based compact model for nonclassical CMOS device and circuit design
  Solid-State Electronics, 2004
• Impact of technology parameters on device performance of UTB-SOI CMOS
  Solid-State Electronics, 2004
• Monte Carlo simulations of double-gate MOSFETs
  IEEE Transactions on Electron Devices, 2003
• A physical short-channel threshold voltage model for undoped symmetric double-gate MOSFETs
  IEEE Transactions on Electron Devices, 2003
• Ultimately thin double-gate SOI MOSFETs
  IEEE Transactions on Electron Devices, 2003
• Analytic solutions of charge and capacitance in symmetric and asymmetric double-gate MOSFETs
  IEEE Transactions on Electron Devices, 2001
• An ultra-thin midgap gate FDSOI MOSFET
  Solid-State Electronics, 2000
• High-performance deep submicron CMOS technologies with polycrystalline-SiGe gates
  IEEE Transactions on Electron Devices, 2000