An ultra-thin midgap gate FDSOI MOSFET
- 1 September 2000
- journal article
- Published by Elsevier in Solid-State Electronics
- Vol. 44 (9) , 1621-1625
- https://doi.org/10.1016/s0038-1101(00)00107-6
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- 0.18 μm metal gate fully-depleted SOI MOSFETs for advanced CMOS applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- SOI: materials to systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- 0.1- mu m-gate, ultrathin-film CMOS devices using SIMOX substrate with 80-nm-thick buried oxide layerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Device design considerations for double-gate, ground-plane, and single-gated ultra-thin SOI MOSFET's at the 25 nm channel length generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- 40 nm gate length ultra-thin SOI n-MOSFETs with a backside conducting layerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Silicon-on-Insulator Technology: Materials to VLSIPublished by Springer Nature ,1997
- CMOS scaling in the 0.1-µm, 1.X-volt regime for high-performance applicationsIBM Journal of Research and Development, 1995
- Adjustable confinement of the electron gas in dual-gate silicon-on-insulator mosfet'sSuperlattices and Microstructures, 1990
- Threshold voltage of thin-film Silicon-on-insulator (SOI) MOSFET'sIEEE Transactions on Electron Devices, 1983