SEU testing of 32-bit microprocessors (for space application)
- 1 January 1992
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Microprocessor sensitivity to the upset phenomenon has been generally evaluated by enumerating the bit modifications of programmer accessible registers, due to circuit irradiation with heavy-ions. For current 32-bit processors these registers represent only a little part of the sensible area. The authors' work aims at comparing the upset cross-section obtained when the tested microprocessor is exercised with commonly used register tests, to those obtained using test programs that activate more thoroughly the circuit memory elements. Experimental results of upset tests performed on two different microprocessors. The MC 68020 and the SPARC MHS 90C601, and the corresponding floating-point coprocessors (the 68882 and the 90C602) are presented.Keywords
This publication has 6 references indexed in Scilit:
- Evaluation of error detection schemes using fault injection by heavy-ion radiationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Comparison between Californian and cyclotron SEU testsIEEE Transactions on Nuclear Science, 1989
- A method for characterizing a microprocessor's vulnerability to SEUIEEE Transactions on Nuclear Science, 1988
- The SEU Risk Assessment of Z80A, 8086 and 80C86 Microprocessors Intended for Use in a Low Altitude Polar OrbitIEEE Transactions on Nuclear Science, 1986
- SEU Vulnerability of the Zilog Z-80 and NSC-800 MicroprocessorsIEEE Transactions on Nuclear Science, 1985
- Heavy Ion-Induced Single Event Upsets of Microcircuits; A Summary of the Aerospace Corporation Test DataIEEE Transactions on Nuclear Science, 1984