On-chip measurement of interconnect capacitances in a CMOS process
- 19 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Accurate determination of CMOS capacitance parameters using multilayer structuresPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A new method and test structure for easy determination of femto-farad on-chip capacitances in a MOS processPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- New test structures for on-chip absolute and accurate measurement of capacitances in a CMOS processPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A test chip for MOS transistor capacitance characterizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Direct capacitance measurements of small geometry MOS transistorsMicroelectronics Journal, 1991
- On-chip quasi-static floating-gate capacitance measurement methodPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- Study of the operation speed of half-micron design rule CMOS ring oscillatorsElectronics Letters, 1988