Automated field-programmable compute accelerator design using partial evaluation

This publication has 9 references indexed in Scilit:

• A field programmable accelerator for compiled-code applications
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Teramac-configurable custom computing
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Programmable active memories: reconfigurable systems come of age
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1996
• Expressing dynamic reconfiguration by partial evaluation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1996
• Mix ten years later
  Published by Association for Computing Machinery (ACM) ,1995
• A multiple-strength multiple-delay compiled-code logic simulator
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
• A compiled-code hardware accelerator for circuit simulation
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
• Compiling scientific code using partial evaluation
  Computer, 1990
• Hardware accelerators for timing simulation of VLSI digital circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988