The design of an SRAM-based field-programmable gate array. I. Architecture
- 1 June 1999
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 7 (2) , 191-197
- https://doi.org/10.1109/92.766746
Abstract
Field-programmable gate arrays (FPGAs) are now widely used for the implementation of digital systems, and many commercial architectures are available. Although the literature and data books contain detailed descriptions of these architectures, there is very little information on how the high-level architecture was chosen, and no information on the circuit-level or physical design of the devices. This paper describes the high-level architectural design of a static-random-access memory programmable FPGA. A forthcoming Part II will address the circuit design issues through to the physical layout. The logic block and routing architecture of the FPGA was determined through experimentation with benchmark circuits and custom-built computer-aided design tools. The resulting logic block is an asymmetric tree of four-input lookup tables that are hard-wired together and a segmented routing architecture with a carefully chosen segment length distribution.Keywords
This publication has 21 references indexed in Scilit:
- PLA-based FPGA Area Versus Cell C+ GranularityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- An MPGA Compatible FPGA ArchitecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A user configurable gate array using CMOS-EPROM technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Third-generation architecture boosts speed and density of field-programmable gate arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 90.7 MHz-2.5 million transistors CMOS CPLD with JTAG boundary scan and in-system programmabilityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The Triptych FPGA architectureIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1995
- A very-high-speed field-programmable gate array using metal-to-metal antifuse programmable elementsMicroelectronics Journal, 1992
- A detailed router for field-programmable gate arraysIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- The effect of logic block architecture on FPGA performanceIEEE Journal of Solid-State Circuits, 1992
- A 5000-gate CMOS EPLD with multiple logic and interconnect arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989