A Design for Testability of Undetectable Crosspoint Faults in Programmable Logic Arrays

1 June 1983

journal article
Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers

Vol. C-32 (6) , 551-557
https://doi.org/10.1109/TC.1983.1676277

Abstract

In this paper, the validity of single fault assumption in deriving diagnostic test sets is examined with respect to crosspoint faults in programmable logic arrays (PLA's). The control input procedure developed here can be used to convert PLA's having undetectable crosspoint faults to crosspoint-irredundant PLA's for testing purposes. All crosspoints will be testable in crosspoint-irredundant PLA's. The control inputs are used as extra variables during testing. They are maintained at logic 1 during normal operation. A useful heuristic for obtaining a near-minimal number of control inputs is suggested. Expressions for calculating bounds on the number of control inputs have also been obtained.

Keywords

This publication has 10 references indexed in Scilit:

Minimal Redundant Logic for High Reliability and Irredundant Testability
IEEE Transactions on Computers, 1980
Multiple Fault Detection in Programmable Logic Arrays
IEEE Transactions on Computers, 1980
Detection of Faults in Programmable Logic Arrays
IEEE Transactions on Computers, 1979
Fault Analysis and Test Generation for Programmable Logic Arrays (PLA's)
IEEE Transactions on Computers, 1979
A Testing Strategy for PLAs
Published by Institute of Electrical and Electronics Engineers (IEEE) ,1978
An Introduction to Array Logic
IBM Journal of Research and Development, 1975
On the Design of Logic Networks with Redundancy and Testability Considerations
IEEE Transactions on Computers, 1974
Design of Totally Self-Checking Check Circuits for m-Out-of-n Codes
IEEE Transactions on Computers, 1973
Multiple Fault Detection in Combinational Networks
IEEE Transactions on Computers, 1972
Fault Detection in Redundant Circuits
IEEE Transactions on Electronic Computers, 1967