A Statistical Design Rule Developer
- 1 October 1986
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 5 (4) , 508-520
- https://doi.org/10.1109/tcad.1986.1270222
Abstract
No abstract availableThis publication has 9 references indexed in Scilit:
- Modeling of Lithography Related Yield Losses for CAD of VLSI CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- A generalized layout rule generatorIEEE Journal of Solid-State Circuits, 1985
- Fault ModelingIEEE Design & Test of Computers, 1985
- FABRICS II: A Statistically Based IC Fabrication Process SimulatorIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1984
- Modeling of Integrated Circuit Defect SensitivitiesIBM Journal of Research and Development, 1983
- An automated methodology for generating self-consistent layout rules for VLSI designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- Determining IC layout rules for cost minimizationIEEE Journal of Solid-State Circuits, 1981
- Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their TestabilityIEEE Transactions on Computers, 1980
- Analysis of actual fault mechanisms in CMOS logic gatesPublished by Association for Computing Machinery (ACM) ,1976