A review of planar techniques for multichip modules
- 1 April 1992
- journal article
- review article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Components, Hybrids, and Manufacturing Technology
- Vol. 15 (2) , 236-244
- https://doi.org/10.1109/33.142900
Abstract
No abstract availableKeywords
This publication has 29 references indexed in Scilit:
- Development of Material and Processing Technology for High Thermal Conductive Multilayer ModulePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- A pillar-shaped via structure in a Cu-polyimide multilayer substratePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Advanced packaging technologies-an overviewPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The mechanical planarization of interlevel dielectrics for multilevel interconnect applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- High-density interconnection using photosensitive polyimide and electroplated copper conductor linesIEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1990
- Multilevel interconnections for wafer scale integrationJournal of Vacuum Science & Technology A, 1986
- Planar Deposition of Aluminum by RF/DC Sputtering with RF BiasJournal of the Electrochemical Society, 1985
- Copper/polyimide Materials System for High Performance PackagingIEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1984
- Lift-off process for achieving fine-line metallizationJournal of Vacuum Science & Technology B, 1983
- A Three‐Layer Resist System for Deep U.V. and RIE Microlithography on Nonplanar SurfacesJournal of the Electrochemical Society, 1983