Testing combinational iterative logic arrays for realistic faults

This publication has 12 references indexed in Scilit:

• Easily testable iterative unidimensional CMOS circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Testing iterative logic arrays for sequential faults with a constant number of patterns
  IEEE Transactions on Computers, 1994
• Improving the theory of truth table verification of iterative logic arrays
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1992
• Test generation for iterative logic arrays based on an N-cube of cell states model
  IEEE Transactions on Computers, 1991
• Hierarchical test generation using precomputed tests for modules
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
• Testing and Reliable Design of CMOS Circuits
  Published by Springer Nature ,1990
• C-Testability of Two-Dimensional Iterative Arrays
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
• A Testable Design of Iterative Logic Arrays
  IEEE Transactions on Computers, 1981
• Truth-Table Verification of an Iterative Logic Array
  IEEE Transactions on Computers, 1976
• Tessellation Aspect of Combinational Cellular Array Testing
  IEEE Transactions on Computers, 1974