Pattern generation for a deterministic BIST scheme
- 19 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 10636757,p. 88-94
- https://doi.org/10.1109/iccad.1995.479997
Abstract
Recently a deterministic built-in self-test scheme has been presented based on reseeding of multiple-polynomial linear feedback shift registers. This scheme encodes deterministic test sets at distinctly lower costs than previously known approaches. In this paper it is shown how this scheme can be supported during test pattern generation. The presented ATPG algorithm generates test sets which can be encoded very efficiently. Experiments show that the area required for synthesizing a BIST scheme that encodes these patterns is significantly less than the area needed for storing a compact test set. Furthermore, it is demonstrated that the proposed approach of combining ATPG and BIST synthesis leads to a considerably reduced hardware overhead compared to encoding a conventionally generated test set.Keywords
This publication has 18 references indexed in Scilit:
- GENERATION OF VECTOR PATTTERNS THROUGH RESEEDING OF MUETIPLE-POLYNOMIAL LINEAR FEEDBACK SHIFT REGISTPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- COMPACTEST: A METHOD TO GENERATE COMPACT TEST SETS FOR COMBINATIONAL CIRCUITSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Multiple distributions for biased random test patternsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Generating pseudo-exhaustive vectors for external testingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Built-in test for circuits with scan based on reseeding of multiple-polynomial linear feedback shift registersIEEE Transactions on Computers, 1995
- Cost-effective generation of minimal test sets for stuck-at faults in combinational logic circuitsPublished by Association for Computing Machinery (ACM) ,1993
- On the Acceleration of Test Generation AlgorithmsIEEE Transactions on Computers, 1983
- Exhaustive Generation of Bit Patterns with Applications to VLSI Self-TestingIEEE Transactions on Computers, 1983
- Critical Path Tracing - An Alternative to Fault SimulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic CircuitsIEEE Transactions on Computers, 1981