Wire Segmenting For Improved Buffer Insertion
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 588-593
- https://doi.org/10.1109/dac.1997.597214
Abstract
No abstract availableKeywords
This publication has 12 references indexed in Scilit:
- Gate sizing and buffer insertion for optimizing performance in power constrained BiCMOS circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A fast and efficient algorithm for determining fanout trees in large networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A heuristic algorithm for the fanout problemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Buffer placement in distributed RC-tree networks for minimal Elmore delayPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Optimal and efficient buffer insertion and wire sizingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Optimal wire sizing and buffer insertion for low power and a generalized delay modelPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A methodology and algorithms for post-placement delay optimizationPublished by Association for Computing Machinery (ACM) ,1994
- Optimum buffer circuits for driving long uniform linesIEEE Journal of Solid-State Circuits, 1991
- CMOS Circuit Speed and Buffer OptimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- The Transient Response of Damped Linear Networks with Particular Regard to Wideband AmplifiersJournal of Applied Physics, 1948