A 1-Kbit EEPROM in SIMOX technology for high-temperature applications up to 250/spl deg/C
- 1 October 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 35 (10) , 1387-1395
- https://doi.org/10.1109/4.871314
Abstract
A 1-Kbit high-temperature EEPROM memory module has been developed in a 1.6-/spl mu/m thin-film SIMOX technology. The memory array is based on single-poly EEPROM cells, which are erased and programmed by Fowler-Nordheim tunneling. Operation at elevated temperatures is achieved by a special array design, suitable for elimination of cell-disturb problems caused by temperature-induced leakage currents of the select transistors. High-voltage switching is done without PMOS transistors in order to avoid leakage currents due to the backgate effect. The memory module is designed for 5-V only operation and offers an access time of 260 ns at an operating temperature of 250/spl deg/C. At 250/spl deg/C, data retention of 3000 h and an endurance of 10000 erase/program cycles has been achieved. The area of the 1-Kbit memory module is 0.89/spl times/2.71 mm/sup 2/.Keywords
This publication has 14 references indexed in Scilit:
- A single-poly EEPROM cell in SIMOX technology for high-temperature applications up to 250/spl deg/CIEEE Electron Device Letters, 1997
- Silicon-on-insulator: CMOS devices and processes for high temperature applicationsPublished by Springer Nature ,1997
- Design automation of digital circuits for partially depleted SOI-technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1996
- Detailed analysis of edge effects in SIMOX-MOS transistorsIEEE Transactions on Electron Devices, 1992
- A temperature- and process-tolerant 64K EEPROMIEEE Journal of Solid-State Circuits, 1985
- Hi-MNOS II Technology for a 64-kbit Byte-Erasable 5-V-Only EEPROMIEEE Journal of Solid-State Circuits, 1985
- A 16K E/SUP 2/PROM employing new array architecture and designed-in reliability featuresIEEE Journal of Solid-State Circuits, 1982
- An 80 ns 32K EEPROM using the FETMOS cellIEEE Journal of Solid-State Circuits, 1982
- A 5V-only 16K EEPROM utilizing oxynitride dielectrics and EPROM redundancyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier techniqueIEEE Journal of Solid-State Circuits, 1976