Scaling of MOS technology to submicrometer feature sizes

This publication has 31 references indexed in Scilit:

• Drain-induced barrier lowering in buried-channel MOSFET's
  IEEE Transactions on Electron Devices, 1993
• A high speed 0.6- mu m 16 K CMOS gate array on a thin SIMOX film
  IEEE Transactions on Electron Devices, 1993
• Minimization of transistor delay at a given power density
  IEEE Transactions on Electron Devices, 1993
• A fundamental performance limit of optimized 3.3-V sub-quarter-micrometer fully overlapped LDD MOSFET's
  IEEE Transactions on Electron Devices, 1992
• DIBL in short-channel NMOS devices at 77 K
  IEEE Transactions on Electron Devices, 1992
• Limitations, innovations, and challenges of circuits and devices into a half micrometer and beyond
  IEEE Journal of Solid-State Circuits, 1992
• Deep-submicrometer CMOS technology with reoxidized or annealed nitrided-oxide gate dielectrics prepared by rapid thermal processing
  IEEE Transactions on Electron Devices, 1992
• High-performance deep-submicrometer Si MOSFETs using vertical doping engineering
  IEEE Transactions on Electron Devices, 1992
• Simple analytical expressions for the fringing field and fringing-field-induced transfer time in charge-coupled devices
  IEEE Transactions on Electron Devices, 1991
• Effect of Degenerate Semiconductor Band Structure on Current-Voltage Characteristics of Silicon Tunnel Diodes
  Physical Review B, 1963