Making defect avoidance nearly invisible to the user in wafer scale field programmable gate arrays
- 24 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 6 references indexed in Scilit:
- Optimization of field-programmable gate array logic block architecture for speedPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Test vehicle for a wafer-scale field programmable gate arrayIEEE Transactions on Components, Packaging, and Manufacturing Technology: Part B, 1995
- On routability for FPGAs under faulty conditionsIEEE Transactions on Computers, 1995
- The yield enhancement of field-programmable gate arraysIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994
- Field-Programmable Gate ArraysPublished by Springer Nature ,1992
- VB-6 a laser-induced ohmic link for wafer-scale integration in standard CMOS processingIEEE Transactions on Electron Devices, 1986