On The Use Of N-well Resistors For Uniform Triggering Of Esd Protection Elements
- 1 January 1997
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
N-well resistors are sometimes used to add series resistance to a grounded-gate NMOST protection device in order to ensure simultaneous triggering of multiple fingers. It turns out that such protections may fail far below their nominal ESD threshold depending on the particular layout. It is shown that n-well snapback plays a major role in the failure mechanism. Maximum ESD performance can be obtained by applying a simple design rule for the n-well geometry.Keywords
This publication has 9 references indexed in Scilit:
- SiC power devices — Present status, applications and future perspectivePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2011
- Suppression and origin of soft ESD failures in a submicron CMOS processJournal of Electrostatics, 1994
- Self-heating effects in basic semiconductor structuresIEEE Transactions on Electron Devices, 1993
- Improving the ESD failure threshold of silicided n-MOS output transistors by ensuring uniform current flowIEEE Transactions on Electron Devices, 1992
- Characterization and modeling of second breakdown in NMOST's for the extraction of ESD-related process and design parametersIEEE Transactions on Electron Devices, 1991
- Diffused resistors characteristics at high current density levels-analysis and applicationsIEEE Transactions on Electron Devices, 1989
- NMOS protection circuitryIEEE Transactions on Electron Devices, 1985
- Thermal properties of very fast transistorsIEEE Transactions on Electron Devices, 1970
- Avalanche injection and second breakdown in transistorsIEEE Transactions on Electron Devices, 1970