Understanding MOSFET mismatch for analog design
- 25 June 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
This paper addresses misconceptions about MOSFET mismatch for analog design. V/sub t/ mismatch does not follow a simplistic 1/(/spl radic/area) law, especially for wide/short and narrow/long devices, which are common geometries in analog circuits. Further, Vt and gain factor are not appropriate parameters for modeling mismatch. A physically based mismatch model can be used to obtain dramatic improvements in the prediction of mismatch. This model is applied to MOSFET current mirrors to show some non-obvious effects over bias, geometry, and multiple unit devices.Keywords
This publication has 7 references indexed in Scilit:
- A comprehensive MOSFET mismatch modelPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Diffused resistor mismatch modeling and characterizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Characterizing the mismatch of submicron MOS transistorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A comprehensive vertical BJT mismatch modelPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Matching properties of MOS transistorsIEEE Journal of Solid-State Circuits, 1989
- Random error effects in matched MOS capacitors and current sourcesIEEE Journal of Solid-State Circuits, 1984
- Random errors in MOS capacitorsIEEE Journal of Solid-State Circuits, 1982