Sequential circuit test generation using dynamic justification equivalence
- 1 February 1996
- journal article
- Published by Springer Nature in Journal of Electronic Testing
- Vol. 8 (1) , 9-33
- https://doi.org/10.1007/bf00136073
Abstract
No abstract availableKeywords
This publication has 32 references indexed in Scilit:
- The BACK algorithm for sequential test generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- SPLIT circuit model for test generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- HITEC: a test generation package for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An efficient algorithm for sequential circuit test generationIEEE Transactions on Computers, 1993
- A test-pattern-generation algorithm for sequential circuitsIEEE Design & Test of Computers, 1991
- Test Generation for Highly Sequential CircuitsPublished by Defense Technical Information Center (DTIC) ,1989
- A topological search algorithm for ATPGPublished by Association for Computing Machinery (ACM) ,1987
- An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic CircuitsIEEE Transactions on Computers, 1981
- EBT: A Comprehensive Test Generation Technique for Highly Sequential CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1978
- Polynomially Complete Fault Detection ProblemsIEEE Transactions on Computers, 1975