Structural and behavioral synthesis for testability techniques
- 1 June 1994
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 13 (6) , 777-785
- https://doi.org/10.1109/43.285251
Abstract
In this paper, a behavioral synthesis for testability system is presented. In this system, a testability modifier is connected to an existing behavioral level synthesis program, which accepts a circuit's behavioral description in C or VHDL as input. The outline of the system is as follows: (1) a testability analyzer is first applied to identify the hard-to-test areas in the circuit from the behavioral description; (2) a selection process is then applied to select test points or partial scan flip-flops. Selection is based on behavioral information rather than low-level structural description. This allows test point insertion or partial scan usage on circuits described as an interconnection of high level modules; (3) test statement insertion (TSI), an alternative to test point insertion and partial scan, is used to modify the circuit based on the selected test points. The major advantage of using TSI is a low pin count and test application time as compared to test point insertion and partial scan. In addition, TSI can be applied at the early design phase. This approach was implemented in a computer program, and applied to several sample circuits generated by a synthesis tool. The results are also presentedKeywords
This publication has 16 references indexed in Scilit:
- An approach to functional level testability analysisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An economical scan design for sequential logic test generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- HITEC: a test generation package for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An optimization based approach to the partial scan design problemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Polynomial complexity algorithms for increasing the testability of digital circuits by testing-module insertionIEEE Transactions on Computers, 1991
- SCOAP: Sandia controllability/observability analysis programPublished by Association for Computing Machinery (ACM) ,1988
- SOCRATES: a highly efficient automatic test pattern generation systemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- A dynamic programming approach to the test point insertion problemPublished by Association for Computing Machinery (ACM) ,1987
- An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic CircuitsIEEE Transactions on Computers, 1981
- On Minimally Testable Logic NetworksIEEE Transactions on Computers, 1974