Enhanced FPGA reliability through efficient run-time fault reconfiguration

This publication has 16 references indexed in Scilit:

• Efficient incremental rerouting for fault reconfiguration in field programmable gate arrays
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Using roving STARs for on-line testing and diagnosis of FPGAs in fault-tolerant applications
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• The design and implementation of a context switching FPGA
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Harvesting through array partitioning: a solution to achieve defect tolerance
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• On-line testable logic design for FPGA implementation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Defect tolerance in VLSI circuits: techniques and yield analysis
  Proceedings of the IEEE, 1998
• Low overhead fault-tolerant FPGA systems
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1998
• Testing the interconnect of RAM-based FPGAs
  IEEE Design & Test of Computers, 1998
• Computer-aided design of fault-tolerant VLSI systems
  IEEE Design & Test of Computers, 1996
• Automatic synthesis of self-recovering VLSI systems
  IEEE Transactions on Computers, 1996