Module generation for AND/XOR-fields (XPLAs)

This publication has 9 references indexed in Scilit:

• Test set embedding in a built-in self-test environment
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Testability of parity checkers
  IEEE Transactions on Industrial Electronics, 1989
• Detection of stuck-at and bridging faults in reed—muller canonical (RMC) networks
  IEE Proceedings E Computers and Digital Techniques, 1989
• Syntactic translation and logic synthesis in Gatemap
  IEE Proceedings E Computers and Digital Techniques, 1989
• Design of multioutput CMOS combinational logic circuits for robust testability
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
• A data compression technique for built-in self-test
  IEEE Transactions on Computers, 1988
• Minimisation of Reed-Muller polynomials with fixed polarity
  IEE Proceedings E Computers and Digital Techniques, 1984
• Statistical efficiency of universal logic elements in realisation of logic functions
  IEE Proceedings E Computers and Digital Techniques, 1982
• Application of Boolean algebra to switching circuit design and to error detection
  Transactions of the I.R.E. Professional Group on Electronic Computers, 1954