Verification techniques for substrate coupling and their application to mixed-signal IC design

This publication has 17 references indexed in Scilit:

• LAYIN: toward a global solution for parasitic coupling modeling and visualization
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Analysis and simulation of substrate coupling in integrated circuits
  International Journal of Circuit Theory and Applications, 1995
• Mixed-signal switching noise analysis using Voronoi-tessellated substrate macromodels
  Published by Association for Computing Machinery (ACM) ,1995
• Addressing substrate coupling in mixed-mode ICs: simulation and power distribution synthesis
  IEEE Journal of Solid-State Circuits, 1994
• Boundary element methods for 3D capacitance and substrate resistance calculations in inhomogeneous media in a VLSI layout verification package
  Advances in Engineering Software, 1994
• Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits
  IEEE Journal of Solid-State Circuits, 1993
• FastCap: a multipole accelerated 3-D capacitance extraction program
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
• GMRES: A Generalized Minimal Residual Algorithm for Solving Nonsymmetric Linear Systems
  SIAM Journal on Scientific and Statistical Computing, 1986
• Rapid solution of integral equations of classical potential theory
  Journal of Computational Physics, 1985
• Chip Substrate Resistance Modeling Technique for Integrated Circuit Design
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1984