Ultra-thin gate oxides-performance and reliability
- 27 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 163-166
- https://doi.org/10.1109/iedm.1998.746307
Abstract
Gate oxide thinning accompanied by the CMOS downsizing is expected to reach a direct-tunneling leakage current regime at the generations of 0.1 /spl mu/m and below. This has been regarded as one of the limiting factors of CMOS progress in terms of performance. Recently, the studies of the direct tunneling gate oxide have been carried out aggressively. In this paper, the results of these studies are reviewed and future prospects for the gate oxides are predicted.Keywords
This publication has 16 references indexed in Scilit:
- Sub-quarter-micron dual gate CMOSFETs with ultra-thin gate oxide of 2 nmPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Tunneling gate oxide approach to ultra-high current drive in small geometry MOSFETsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A new degradation scheme for direct-tunneling ultrathin gate dielectricPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Ultra-thin, 1.0-3.0 nm, gate oxides for high performance sub-100 nm technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- RF noise in 1.5 nm gate oxide MOSFETs and the evaluation of the NMOS LNA circuit integrated on a chipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Sub-100 nm gate length metal gate NMOS transistors fabricated by a replacement gate processPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Ultra-thin gate dielectrics: they break down, but do they fail?Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Low leakage, ultra-thin gate oxides for extremely high performance sub-100 nm nMOSFETsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A study of hot-carrier degradation in n- and p-MOSFETs with ultra-thin gate oxides in the direct-tunneling regimePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Study of the manufacturing feasibility of 1.5-nm direct-tunneling gate oxide MOSFETs: uniformity, reliability, and dopant penetration of the gate oxideIEEE Transactions on Electron Devices, 1998