Fault simulation of unconventional faults in CMOS circuits
- 1 May 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 10 (5) , 677-682
- https://doi.org/10.1109/43.79505
Abstract
The authors present a novel technique to study the detection of non-stuck-at faults in CMOS circuits. Gate-level models of CMOS faults not yet adequately covered in the literature are developed. Suitable models for transistor stuck-open and stuck-on, gate-drain shorts, and bridgings are implemented in a fault simulator. Results obtained with typical circuits are presented and discussed to analyze the influence of circuit architecture and type of test vector (deterministic or pseudorandom) on the coverage of non-stuck-at faults. The following general conclusions are drawn from these results: (1) shorts between transistor gate and drain are adequately detected by stuck-at oriented test patterns, and, hence, they do not represent a significant problem in IC testing: (2) the coverage of transistors stuck-open is significantly dependent on the test pattern generation method used; (3) the detectability of bridgings depends strongly on the circuit topology; and (4) the indirect coverage of transistors stuck-on is inadequate, essentially because a large number of them are undetectableKeywords
This publication has 11 references indexed in Scilit:
- Novel design for testability schemes for CMOS ICsIEEE Journal of Solid-State Circuits, 1990
- Designing CMOS Circuits for Switch-Level TestabilityIEEE Design & Test of Computers, 1987
- Fault and error models for VLSIProceedings of the IEEE, 1986
- Inductive Fault Analysis of MOS Integrated CircuitsIEEE Design & Test of Computers, 1985
- Characterization and Testing of Physical Failures in MOS Logic CircuitsIEEE Design & Test of Computers, 1984
- Critical Path Tracing: An Alternative to Fault SimulationIEEE Design & Test of Computers, 1984
- Test Generation for MOS Circuits Using D-AlgorithmPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- On Fault Detection in CMOS Logic NetworksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- Automatic Test Generation for Stuck-Open Faults in CMOS VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- Bridging and Stuck-At FaultsIEEE Transactions on Computers, 1974