Subnanosecond Self-Aligned I/sup 2/L/MTL Circuits

Abstract

A self-aligned I/sup 2/L/MTL technology featuring collectors doped from and contacted by polysilicon, self-aIigned collector and base contact edges, and metal-interconnected bases is described. Experimental ring-oscillator circuits designed with 2.5-/spl mu/m design roles and fabricated with this technology exhibit gate delays as small as 0.8 ns at lC = 100 -/spl mu/A for fan-in = 1 and fan-out = 3. Increased wiring flexibility and improved circuit density are inherent advantages of this self-aligned technology.

Keywords

This publication has 18 references indexed in Scilit:

Device down scaling and expected circuit performance
IEEE Transactions on Electron Devices, 1979
An investigation of the intrinsic delay (speed limit) in MTL/I/sup 2/L
IEEE Journal of Solid-State Circuits, 1979
The effect of cathode materials on reactive ion etching of silicon and silicon dioxide in a CF4 plasma
Journal of Electronic Materials, 1978
High performance "Upward" Bipolar technology for VLSI
Published by Institute of Electrical and Electronics Engineers (IEEE) ,1978
Poly I/sup 2/L-a high-speed linear-compatible structure
IEEE Journal of Solid-State Circuits, 1977
Isoplanar integrated injection logic: a high-performance bipolar technology
IEEE Journal of Solid-State Circuits, 1977
Role of the external n-p-n base region on the switching speed of integrated injection logic (I/sup 2/L)
IEEE Journal of Solid-State Circuits, 1977
Substrate fed logic - An improved form of injection logic
Published by Institute of Electrical and Electronics Engineers (IEEE) ,1974
Terminal-oriented model for merged transistor logic (MTL)
IEEE Journal of Solid-State Circuits, 1974
Large Scale Integration of MOS Complex Logic: A Layout Method
IEEE Journal of Solid-State Circuits, 1967