Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage
Top Cited Papers
- 10 December 2002
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 37 (11) , 1396-1402
- https://doi.org/10.1109/jssc.2002.803949
Abstract
Bidirectional adaptive body bias (ABB) is used to compensate for die-to-die parameter variations by applying an optimum pMOS and nMOS body bias voltage to each die which maximizes the die frequency subject to a power constraint. Measurements on a 150 nm CMOS test chip which incorporates on-chip ABB, show that ABB reduces variation in die frequency by a factor of seven, while improving the die acceptance rate. An enhancement of this technique, that compensates for within-die parameter variations as well, increases the number of dies accepted in the highest frequency bin. ABB is therefore shown to provide bin split improvement in the presence of increasing process parameter variations.Keywords
This publication has 9 references indexed in Scilit:
- A 25 GHz 32 b integer-execution core in 130 nm dual-V/sub T/ CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakageIEEE Journal of Solid-State Circuits, 2002
- Effectiveness of reverse body bias for leakage control in scaled dual Vt CMOS ICsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 1000-MIPS/W microprocessor using speed adaptive threshold-voltage CMOS with forward biasPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 1.2-GIPS/W microprocessor using speed-adaptive threshold-voltage CMOS with forward biasIEEE Journal of Solid-State Circuits, 2002
- Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integrationIEEE Journal of Solid-State Circuits, 2002
- Technology and design challenges for low power and high performancePublished by Association for Computing Machinery (ACM) ,1999
- Dual Threshold Voltages And Substrate Bias: Keys To High Performance, Low Power, 0.1 /spl mu/m Logic DesignsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1997
- A 0.9-V, 150-MHz, 10-mW, 4 mm/sup 2/, 2-D discrete cosine transform core processor with variable threshold-voltage (VT) schemeIEEE Journal of Solid-State Circuits, 1996