Operation of short-channel depletion-mode MOS devices at liquid-nitrogen temperature

This publication has 27 references indexed in Scilit:

• A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic
  IEEE Journal of Solid-State Circuits, 1990
• A low-temperature NMOS technology with Cesium-implanted load devices
  IEEE Transactions on Electron Devices, 1987
• Low-temperature CMOS 8 × 8 bit multipliers with sub-10-ns speeds
  IEEE Transactions on Electron Devices, 1987
• Thermal effects in n-channel enhancement MOSFET's operated at cryogenic temperatures
  IEEE Transactions on Electron Devices, 1987
• Foreword
  IEEE Transactions on Electron Devices, 1987
• A High-Performance N-MOS Adder Designed for Optimized Cryogenic Operation
  IEEE Journal of Solid-State Circuits, 1986
• Cryogenic behavior of scaled CMOS devices
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1984
• IIIB-6 "CODMOS" — A depletion MOSFET using fixed oxide charge
  IEEE Transactions on Electron Devices, 1983
• Depletion-type m.o.s.f.e.t.s for low-temperature operation
  Electronics Letters, 1979
• Simple analytical models for the temperature dependent threshold behavior of depletion-mode devices
  IEEE Journal of Solid-State Circuits, 1979