I/sub DDQ/ testing because 'zero defects isn't enough': a Philips perspective
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 253-254
- https://doi.org/10.1109/test.1990.114025
Abstract
The application of I/sub DDQ/ testing to CMOS devices at Philips is discussed. Philips' major IC lab facilities in Europe and the United States have a long history of using I/sub DDQ/ in production testing of high-volume CMOS SSI and MSI. The internally developed Philips digital component ATE (automatic test equipment), the LOCMOS tester, had the unique feature of an I/sub DDQ/ capability of better than 1 mu A on all channels. The need for a fast and sensitive I/sub DDQ/ monitor is pointed out. An examination of the future of I/sub DDQ/ from a device quality viewpoint indicates that the really critical issues for research into I/sub DDQ/ are related to stress and accelerated life testing.<>Keywords
This publication has 6 references indexed in Scilit:
- Qualification and quantification of process-induced product-related defectsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Built-in current testing-feasibility studyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Macro-testability and the VSPPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- CMOS bridging fault detectionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Physical design of testable VLSI: techniques and experimentsIEEE Journal of Solid-State Circuits, 1990
- Inductive Fault Analysis of MOS Integrated CircuitsIEEE Design & Test of Computers, 1985