Minimizing test time by exploiting parallelism in macro test
- 30 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 451-460
- https://doi.org/10.1109/test.1993.470666
Abstract
No abstract availableKeywords
This publication has 16 references indexed in Scilit:
- Optimal Seguencing of Scan RegistersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Selectable Length Partial Scan: A Method to Reduce Vector LengthPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- TEST SCHEDULING IN TESTABLE VLSI CIRCUITSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Test scheduling for high performance VLSI system implementationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Testability and test protocol expansion in hierarchical macro testingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Macro-testability and the VSPPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Implementing macro test in silicon compiler designIEEE Design & Test of Computers, 1990
- Design for test using partial parallel scanIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- A scheme for overlaying concurrent testing of VLSI circuitsPublished by Association for Computing Machinery (ACM) ,1989
- Macro Testing: Unifying IC And Board TestIEEE Design & Test of Computers, 1986