Suppression of boron penetration in BF/sub 2/-implanted p-type gate MOSFET by trapping of fluorines in amorphous gate
- 1 January 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 42 (8) , 1503-1509
- https://doi.org/10.1109/16.398666
Abstract
No abstract availableKeywords
This publication has 23 references indexed in Scilit:
- Very lightly nitrided oxide gate MOSFETs for deep-sub-micron CMOS devicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Effect of Oxygen Impurity on Microstructure and Boron Penetration in a BF 2 + Implanted LPCVD Stacked Amorphous Silicon p+ Gated PMOS CapacitorJournal of the Electrochemical Society, 1995
- Suppression of boron penetration in p/sup +/ polysilicon gate P-MOSFETs using low-temperature gate-oxide N/sub 2/O annealIEEE Electron Device Letters, 1994
- Oxynitride gate dielectrics for p/sup +/-polysilicon gate MOS devicesIEEE Electron Device Letters, 1993
- The effect of silicon gate microstructure and gate oxide process on threshold voltage instabilities in p/sup +/-gate p-channel MOSFETs with fluorine incorporationIEEE Transactions on Electron Devices, 1992
- A comprehensive study on p/sup +/ polysilicon-gate MOSFET's instability with fluorine incorporationIEEE Transactions on Electron Devices, 1990
- The effects of boron penetration on p/sup +/ polysilicon gated PMOS devicesIEEE Transactions on Electron Devices, 1990
- Surface Roughness and Electrical Conduction of Oxide/Polysilicon InterfacesJournal of the Electrochemical Society, 1986
- Capture and tunnel emission of electrons by deep levels in ultrathin nitrided oxides on siliconApplied Physics Letters, 1984
- Surface effects on p-n junctions: Characteristics of surface space-charge regions under non-equilibrium conditionsSolid-State Electronics, 1966