Suppression of boron penetration in p/sup +/ polysilicon gate P-MOSFETs using low-temperature gate-oxide N/sub 2/O anneal
- 1 March 1994
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Electron Device Letters
- Vol. 15 (3) , 109-111
- https://doi.org/10.1109/55.285386
Abstract
It has been reported that high-temperature (/spl sim/1100/spl deg/C) N/sub 2/O-annealed oxide can block boron penetration from poly-Si gates to the silicon substrate. However, this high-temperature step may be inappropriate for the low thermal budgets required of deep-submicron ULSI MOSFETs. Low-temperature (900/spl sim/950/spl deg/C) N/sub 2/O-annealed gate oxide is also a good barrier to boron penetration. For the first time, the change in channel doping profile due to compensation of arsenic and boron ionized impurities was resolved using MOS C-V measurement techniques. It was found that the higher the nitrogen concentration incorporated at Si/SiO/sub 2/ interface, the more effective is the suppression of boron penetration. The experimental results also suggest that, for 60/spl sim/110 /spl Aring/ gate oxides, a certain amount of nitrogen (/spl sim/2.2%) incorporated near the Si/SiO/sub 2/ interface is essential to effectively prevent boron diffusing into the underlying silicon substrate.Keywords
This publication has 14 references indexed in Scilit:
- Hot-carrier effects in surface-channel PMOSFETs with BF/sub 2/- or boron-implanted gatesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Electrical and reliability characteristics of ultrathin oxynitride gate dielectric prepared by rapid thermal processing in N/sub 2/OPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Effects of boron penetration and resultant limitations in ultra thin pure-oxide and nitrided-oxide gate-filmsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- High performance dual-gate sub-halfmicron CMOSFETs with 6 nm-thick nitride SiO/sub 2/ films in an N/sub 2/O ambientPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Low-temperature furnace-grown reoxidized nitrided oxide gate dielectrics as a barrier to boron penetrationIEEE Electron Device Letters, 1992
- Fluorine diffusion on a polysilicon grain boundary network in relation to boron penetration from P/sup +/ gatesIEEE Electron Device Letters, 1992
- A physical model for boron penetration through thin gate oxides from p/sup +/ polysilicon gatesIEEE Electron Device Letters, 1990
- Electrical and physical characteristics of thin nitrided oxides prepared by rapid thermal nitridationIEEE Transactions on Electron Devices, 1987
- Silicon Impurity Distribution as Revealed by Pulsed MOS C-V MeasurementsJournal of the Electrochemical Society, 1971
- Redistribution of Acceptor and Donor Impurities during Thermal Oxidation of SiliconJournal of Applied Physics, 1964