Suppression of random dopant-induced threshold voltage fluctuations in sub-0.1-μm MOSFET's with epitaxial and δ-doped channels

This publication has 22 references indexed in Scilit:

• Random MOSFET parameter fluctuation limits to gigascale integration (GSI)
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Implications of fundamental threshold voltage variations for high-density SRAM and logic circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Modeling of deep-submicrometer MOSFETs: random impurity effects, threshold voltage shifts and gate capacitance attenuation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Channel engineering for the reduction of random-dopant-placement-induced threshold voltage fluctuation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Intra-die device parameter variations and their impact on digital CMOS gates at low supply voltages
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A 0.1-μm delta-doped MOSFET fabricated with post-low-energy implanting selective epitaxy
  IEEE Transactions on Electron Devices, 1998
• Random dopant induced threshold voltage lowering and fluctuations in sub-0.1 μm MOSFET's: A 3-D "atomistic" simulation study
  IEEE Transactions on Electron Devices, 1998
• Modeling statistical dopant fluctuations in MOS transistors
  IEEE Transactions on Electron Devices, 1998
• Influence of Statistical Spatial-Nonuniformity of Dopant Atoms on Threshold Voltage in a System of Many MOSFETs
  Japanese Journal of Applied Physics, 1996
• Characterisation and modeling of mismatch in MOS transistors for precision analog design
  IEEE Journal of Solid-State Circuits, 1986