Design methodology for fine-grained leakage control in MTCMOS

This publication has 16 references indexed in Scilit:

• A 1-V high-speed MTCMOS circuit scheme for power-down applications
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Minimizing stand-by leakage power in static CMOS circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Boosted gate MOS (BGMOS): device/circuit cooperation scheme to achieve leakage-free giga-scale integration
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Leakage control with efficient use of transistor stacks in single threshold CMOS
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2002
• Reducing leakage in a high-performance deep-submicron instruction cache
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2001
• Scaling of stack effect and its application for leakage reduction
  Published by Association for Computing Machinery (ACM) ,2001
• Gated-V/sub dd/: a circuit technique to reduce leakage in deep-submicron cache memories
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2000
• Low power synthesis of dual threshold voltage CMOS VLSI circuits
  Published by Association for Computing Machinery (ACM) ,1999
• 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS
  IEEE Journal of Solid-State Circuits, 1995
• Subthreshold-current reduction circuits for multi-gigabit DRAM's
  IEEE Journal of Solid-State Circuits, 1994